

**FIG. 1**  
Prior Art




FIG. 2




FIG. 3




FIG. 4




FIG. 5




FIG. 6






FIG. 7



**FIG. 7A**








FIG. 7C




FIG. 7D




FIG. 7E




FIG. 7F

Reset=0  
Start\_b=0  
RefClk=1  
GenClk 0 → 1

State D

700






FIG. 7G





**FIG. 8**







FIG. 9



**FIG. 10**





FIG. 11






FIG. 13A

1310

STATES 1314	STOP_OSC 1317	REF_E 1318	DIFF_OUT 1319
BEFORE LOCK 1311	1	X(FORCED 1)	0
OSCILLATOR ALIGNMENT 1312	0	0	OSC.SIGNAL
HARD-PHASE ALIGNMENT 1313	0	1	REF.EDGE

1315

1316

FIG. 13B




FIG. 13C

FIG. 13D





FIG. 14



**FIG. 15**






FIG. 16




FIG. 17




FIG. 18A




FIG. 18B




FIG. 19